Enhancement of Transient Stability of DFIG Based Variable Speed Wind Generator Using Diode-bridge-type Non-superconducting Fault Current Limiter and Resistive Solid State Fault Current Limiter by Hossain, Md Emrad
University of Memphis 
University of Memphis Digital Commons 
Electronic Theses and Dissertations 
5-24-2016 
Enhancement of Transient Stability of DFIG Based Variable Speed 
Wind Generator Using Diode-bridge-type Non-superconducting 
Fault Current Limiter and Resistive Solid State Fault Current 
Limiter 
Md Emrad Hossain 
Follow this and additional works at: https://digitalcommons.memphis.edu/etd 
Recommended Citation 
Hossain, Md Emrad, "Enhancement of Transient Stability of DFIG Based Variable Speed Wind Generator 
Using Diode-bridge-type Non-superconducting Fault Current Limiter and Resistive Solid State Fault 
Current Limiter" (2016). Electronic Theses and Dissertations. 1424. 
https://digitalcommons.memphis.edu/etd/1424 
This Thesis is brought to you for free and open access by University of Memphis Digital Commons. It has been 
accepted for inclusion in Electronic Theses and Dissertations by an authorized administrator of University of 
Memphis Digital Commons. For more information, please contact khggerty@memphis.edu. 
ENHANCEMENT OF TRANSIENT STABILITY OF DFIG BASED VARIABLE 
SPEED WIND GENERATOR USING DIODE-BRIDGE-TYPE NON-
SUPERCONDUCTING FAULT CURRENT LIMITER AND RESISTIVE SOLID 
STATE FAULT CURRENT LIMITER 
 
    by 
  






          A Thesis 
 
                                   Submitted in Partial Fulfillment of the  
 
       Requirements for the Degree of  
 


















                                            The University of Memphis  
 
 









This thesis is dedicated to my parents Md. Abdul Fattah and Shirin Dilruba Chowdhury 














I would like to express my sincere gratitude and profound indebtedness to my 
supervisor Thomas Edgar Wyatt for his guidance, encouragement, constructive 
suggestions, and support during the span of this research. I believe our work in the past 
year advanced the state of art of the transient stability enhancement of doubly-fed 
induction generator based wind generator. 
I would also like to thank the rest of the members of my thesis committee:  Dr. 
Russell Jerry Deaton, and Dr. Aaron L Robinson, for their encouragement and insightful 
comments. I would like to thank the chair of the department of Electrical and Electronic 
Engineering for allowing me to use the lab facilities, which contributed greatly in 
completing the work in time.  
I would also want thanks to my all teachers at the University of Memphis for their 
support, inspiration and I have learned many things during the class from them. I wish to 
express note of thanks to Dr. Preza for providing encouragement and improving the 
writing of the thesis paper 
Special note of thanks goes to my wife Shamima Najnin for her continuous moral 
support and friendly cooperation. I am greatly indebted to her, for her constant support, 
encouragement, understanding, and love. Last but not the least, I wish to thank my 
parents and my family members, for being my driving force and standing by me through 







The application of doubly-fed induction generator (DFIG) is very effective in the 
fast-growing wind generator (WG) market. The foremost concern for the DFIG based 
WG system is to maintain the transient stability during fault, as the stator of the DFIG is 
directly connected to the grid. Therefore, transient stability enhancement of the DFIG is 
very important. In this work, a diode-bridge-type nonsuperconducting fault current 
limiter (NSFCL) and resistive solid-state fault current limiter (R-type SSFCL) are 
examined to augment the transient stability of the DFIG based WG system.In 
simulations, temporary balanced and unbalanced faults were applied in the test system to 
investigate the proposed NSFCL and the R-type SSFCL transient stability performance. 
Besides a DC resistive superconducting fault current limiter (SFCL), bridge-type fault 
current limiter (BFCL) and series dynamic braking resistor (SDBR) are also considered 
to compare their performance with the proposed NSFCL and R-type SSFCL. These 
simulations were performed with Matlab/Simulink software. Simulation results clearly 
indicate that the NSFCL and R-type SSFCL enhances the transient stability of the DFIG 
based WG. Moreover, the NSFCL works better than the DC resistive SFCL, BFCL and 
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    CHAPTER I 
    INTRODUCTION 
A. Background  
All through the world electricity demand is increasing very rapidly because of the 
advanced technology and industrial growth. Conventional energy is dependent on the 
fossil fuels- coal, oil, and gas, which are very limited. Also air is being polluted by using 
of conventional energy sources. In recent years, due to the environmental concerns and 
inadequacy of fossil fuel resources the electric power industries are placing more 
emphasis on the renewable energy resources with respect to economical and availability 
prospects. Wind energy is one of the fastest growing power generation technologies and 
is a favorable resource among renewable energy. In terms of     emissions, wind power 
is the only one that offers a best suitable option to meet the power demand and protect the 
world from global warming, as it is clean energy. Without doubt, wind energy is playing 
a vital role in today‘s world energy markets and is motivated to install in many countries 
due to its low maintenance cost, high production capability, no fuel emission, no impact 
on the air pollution and endless energy resources in the power network. The usage of 
wind power has a history of more than 3000 years ago [1], [2]. In [3], it is reported that 
the earliest vertical-axis windmills were used in the Afghan highlands to grind grain from 
the 7th century BC. After that, Persian, Chinese and Tibetan peoples started using 
horizontal axis windmills in about 1000 AD. These windmill construction is familiar to 
us, and are fore-runner of the present wind turbines. The blades of the windmills are 
revolved in the vertical plane. 
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  From the Persian and Chinese, the use of the horizontal-axis based windmills 
spread out to the Mediterranean, Central Europe and the Middle East. The first such 
windmill reached in England around 1150 AD, it reached France in 1180 AD, in 
Germany,this types of windmill was started around in 1222 AD and in Denmark around 
1259 AD. From then until to 19th century, the uses of windmill were increased 
significantly and its performance was constantly enhanced especially in Europe countries 
[4]. Moreover, it was found that, by 1800 in France, around 20,000 windmills in 
operation and in Netherlands, approximately 90% of power used in industry from wind 
power [4]. These European windmills were typically 30 m tall with a rotor of 25 m in 
diameter. 
But, people began to use it to generate electrical power from the wind when Prof. 
James Blyth, in Scotland, built a Windmill to generate the electricity in 1887 [5]. Blyth 
used the electricity to charge batteries for his own household lighting and also offered 
surplus electricity for lighting of the Marykirk main streets. Interestingly, the people of 
the Marykirk   turned down Blyth‘s offered because they thought that the electricity to be 
the work of the devil [6].  However, Blyth managed everything and he installed a wind 
machine to supply the electricity to the local Dispensary, Infirmary and the Lunatic 
Asylum. In 1888, Bruch and his   colleagues developed a wind machine and put it into 
operation on the Atlantic coast.  
In the initial decades of the 20th century, in Europe the windmills slowly 
disappeared. There were established small size windmills in North America for pumping 
water [2] .After that in USA, windmills have become very popular in village regions 
where there is limited support of electricity from the power grid. These small size 
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windmills are basically fully operated self-regulated and these windmills are also known 
as American Windmills [2].  From the 1920s to 1930s, in USA, around 6.5 million 
windmill units were installed by different companies to provide water for farm animals. 
However, the development and growth of wind turbines gradually diminished in 
beginning of 1950s [2].  
  Although, the wind power technology was discovered long ago, the popularity of 
this technology has always fluctuated with the price of oil. The wind power technology 
was first boosted in 1970s, when the price of the oil skyrocketed and a boom took place 
in after 1990 and continues.  In 1980s, the first ever large grid connected wind farm 
appeared in California (U.S.). Moreover, with improving techniques, and reducing cost of 
power production, wind energy has become a dependable and affordable energy source in 
many countries. In [7], it is reported that according to the International Energy Agency 
(IEA), by 2035, 25% of the global electricity demand will be supplied with the help of 
renewable energy resources, and on fourth of this demand will come from the wind 
energy. In addition, The U.S department of energy [8], reports that, by 2030, 20% of the 
U.S. electricity demand will supplied from the wind energy. As well, in China, it is 
expecting that a total capacity of 150 Giga Watts (GW) will be developed by 2020 and 
450 GW by 2050. 
B. Problem Statement  
Due to global warming and environmental issues, the wind power generation has 
increased significantly since last decades compared to others available renewable 
resources to meet the global energy demand.  From the environmental view, the wind 
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technologies are favorable, but in terms of technical view it creates some problem in the 
grid. Day by day the penetration level of wind power globally is increasing significantly 
into the power grids. Therefore the existing power network faces a numerous challenge 
because wind energy is unpredictable and its power production is fully dependent on 
nature and varies according to time [9]. Therefore, the existing power systems lose its 
controllability and its stability. In general, the conventional power plants are based on 
synchronous generators. These generators have the capability to control the voltage, 
frequency and active power during the fault time which helps the transient stability of the 
power system. 
Over the former decades, wind farms are based on the traditional fixed speed 
induction generators. But in the recent modern wind turbine generation systems (WTGS), 
all wind turbines are based on the variable speed wind generators. The doubly fed 
induction generator is most favorable among the variable speed wind generators due to its 
several advantages [10]. 
  Although the DFIG has several advantages, the transient stability of DFIG based 
wind generator is more vulnerable to the grid faults or any kind of disturbances on the 
transmission line even far away from the wind turbine, as the stator windings of the DFIG 
is directly connected to the grid. In the event of a fault, the terminal voltage of the DFIG 
decreases significantly from the rated voltage. Excessive current will flow through the 
rotor of DFIG and excessive current will flow through the rotor of DFIG which can 
damage the rotor side converter (RSC) of the DFIG. As a consequence, the performance 
of the DFIG under these conditions can considerably affect system stability [11].Without 
proper control strategies the DFIG can adversely affect the stability of the grid under fault 
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conditions.  It is therefore very important to find a suitable method to enhance the 
transient stability of DFIG based variable speed WG during the grid faults. In this 
research work, a simple, effective controllable structure, using two series compensating 
devices (NSFCL and R-type SSFCL) are explored and applied to a DFIG based variable 
speed WG to improve the transient stability. 
C. Thesis Objectives 
The objectives of this thesis are as follows: 
• Established a DFIG based power system which is connected to the grid through a step 
up transformer and double circuit transmission line [12]-[15].  
• Investigated two new series compensating devices to enhance the transient stability of 
DFIG based wind generator. 
• The series compensating device is installed between the PCC and double circuit 
transmission line. 
• Applied both balanced and unbalanced faults in the test system model to check the 
efficacy of the proposed series devices (NSFCL and R-type SSFCL). 
• To compare the transient stability of these new series devices, proven technology like 
DC resistive SFCL, BFCL and SDBR is also compared in this research work. 
D. Methodology 
In order to carry out the thesis objectives, the following methodology is used: 
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• To enhance the transient stability of the DFIG based WG, two series devices like as, a 
NSFCL [16], [17] and another one the R-type SSFCL [18], [19] are applied in the test 
model system. 
• A 2 MW DFIG based variable speed WG system has been considered in the test system 
model, which is connected with PCC via a step up transformer. 
• The parameters of the DFIG converters (rotor side converter and the grid side 
converter) are chosen in such a way that it gives the best performance both in normal and 
transient condition.  
• An optimal value of resistor is considered in the NSFCL and R-type SSFCL for 
enhancing the transient stability.  
• All simulation is considered in Matlab/Simulink environment. 
• A controller is used in this research work, to control the IGBT switch of the NSFCL and 
the R-type SSFCL.    
          Moreover, for evaluation the transient stability the following aspects are 
considered: 
• Voltage recovery check at the PCC after a fault or an outage event. 
• Analysis the generator speed variation during the fault time and normal operation. 
• Analysis the mitigation of the fault current in the event of fault. 




• Check the dc-link voltage of DFIG in the event of fault. 
E. Thesis Layout 
This thesis paper is organized in the following manner: 
• Chapter II describes the overview of wind energy conversation systems.  
• Chapter III illustrates the modeling of the wind turbine and DFIG with a tested power 
system model which is developed in a MATLAB environment. 
• Chapter IV and chapter V presents the proposed series compensating devices and 
existing series devices compensating devices respectively for enhancing the transient 
stability of the DFIG based wind generator. 
• Chapter VI explained in details the simulation results and all numerical.  
• Chapter VII circuit analysis is explained in details. 
• Finally, Chapter VIII provides the summaries and concludes this thesis work and 








    CHAPTER 2 
           LITERATURE REVIEW 
In recent years, due to environmental concern issues and less availability of 
natural key resources like gas, coal and fossil fuels, power generation is replaced by 
the renewable energy instead of conventional power generation. Without doubt, wind 
energy plays an important role in today‘s world energy markets. Wind energy is 
pollution free, environment friendly due to no fuel emission, low maintenance cost, 
high production capability and can be used forever.In the early stage of wind power 
development, all the wind turbines were based on the most common type of fixed-
speed induction generators. This fixed-speed induction generator (IG) based wind 
turbines has a numerous drawbacks, because the  fixed speed IG based wind turbines  
only operate at a constant speed and all IG consumed high reactive power from the 
system in the event of fault, which causes voltage sags and may lead the system 
becoming unstable [20], [21].But recently, the  modern wind turbine generation 
systems (WTGS), have been employed variable speed wind generators instead of fixed 
speed wind generators due to several advanced features including: the capability to 
capture more wind to produce more power, improve the power quality, lower 
maintenance cost, higher efficiency, reduce the noise at low wind speeds, and lower 
machine stress on the wind turbines rotor [22].The permanent magnet synchronous 
generator (PMSG) and the DFIGs are becoming more popular among the available 
variable speed wind generators. However, the DFIG is the most widely applied 
generator for wind farm (WFs) application over the PMSG due to: advantages of 
partial converter ratings (25-30%) of the total system rating, variable-speed constant 
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frequency based operation, and the capability of decoupled control of active and 
reactive power [10], [11]. Although the DFIG has several advantages, its dynamic 
performances are very sensitive during any faults. As the stator windings of the DFIG 
are directly connected to the grid, the transient stability of DFIG based wind farms is 
more vulnerable to the grid faults. During the fault, the terminal voltage of the DFIG 
decreases significantly from the rated voltage and high current will flow through the 
rotor of DFIG, which can damage the rotor side converter (RSC) of the DFIG. As a 
consequence, the performance of the DFIG under these conditions can considerably 
affect system stability. Therefore, without any proper control strategies the DFIG can 
adversely affect the stability of the grid under fault conditions [22].                                                             
   In general, the smooth operation of the power networks is impacted by the 
interconnection between the conventional generators and distribution generators (solar 
power, wind power etc.). In the past few decades, the penetration level of wind power 
was extremely small compared to the conventional generation power system, thus the 
grid codes did not include any connection requirements for wind energy conversion 
systems. Previously, the DFIG based wind turbines the WGs were allowed to 
disconnect from the grid during the fault to protect the rotor side converter (RSC). The 
RSC has been connected with active resistances called ―crowbar‖ protection under the 
fault conditions to maintain the transient stability of the DFIG based Wind turbines 
[23],[24]. However, this ‗crowbar‘ solution can cause serious stability problems in the 
power network. This approach is becoming obsolete as a result of the high penetration 
level of Wind generators into the power grid. Therefore, to avoid this problem, many 
countries have defined a new set of grid codes.  According to the new grid codes, all 
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grid-connected wind generators must stay connected to the grid and ensure the transient 
stability as well as the LVRT capability during the grid faults [25], [26]. The 
aforementioned issues make it important to find a suitable method to enhance the 
transient stability and fault ride through capability of DFIG based variable speed WG 
during the grid faults. 
   In the recent years, many researchers have proposed to protect the power 
electronics converters of DFIG as well as enhance the transient stability of DFIG based 
WG from the grid faults. The proposed approaches can be classified into two 
categories, such as shunt compensating devices and series compensating devices. In 
literatures, it was found that some shunt compensating Flexible Alternating Current 
Transmission System (FACTS) devices have been employed to enhance the transient 
stability of DFIG based WG. Examples of shunt compensating devices are: static 
synchronous compensator (STATCOM) [27], [28], Static Var compensators (SVC) 
[29], [30], superconducting magnetic energy storage (SMES) [31], Unified power flow 
controller (UPFC) [32]-[34], and the fly-wheel energy storage system (FES) [35]. 
These shunt compensators can improve the transient stability of the DFIG based WG, 
but the energy storage systems and reactive power compensators (RPC) require a large 
capital investment. Also, these devices basically provide a large amount of reactive 
power after the fault occurrence to recover the flux of the air gap. Moreover, the above 
mentioned shunt compensating devices are based on power electronics, which makes 
the power network more complex and more costly.  
  For instance in STATCOM, addition converter complex controller and coupling 
transformer is required. Although the SMES and UPFC are very efficient in control of 
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the active power and the voltage during the fault, both SMES and UPFC devices are 
most complex in terms of device structure, controller structure and are costly.  
  According to recent literature, to improve the transient stability of DFIG, some 
series compensators have been investigated including the bridge-type fault current 
limiter (BFCL) [36] [37], inductive–resistive-type solid-state fault current limiter 
(SSFCL-LR) [38], DC resistive superconducting fault current limiter (DC resistive 
SFCL) [39], [40], Thyristor controlled series capacitor (TCSC) [41], Dynamic voltage 
restorer (DVR) [42],[43], Gate controlled series capacitor (GCSC) [44], [45] Series 
dynamic braking resistor (SDBR) [46], [47]. Though these series devices can improve 
the transient stability of DFIG, but they have some controller complexity and some of 
them are costly. For instance, the DVR and the DC resistive SFCL show promising 
performance among them but the DVR has controller complexity and requires higher 
number of electronic components. On the other hand, the DC resistive SFCL is more 
costly compared to other devices. The SDBR gives slow transient response and have 
lower oscillating torque damping. The SSFCL-LR has controller complexity.  
Besides these series and shunt electrical auxiliary device solutions, there is 
another controller used to enhance the transient stability wind power system, which is 
pitch control. The pitch control solution is basically the mechanical solution [48], is 
mostly used when wind speed is goes well above the rated speed. Only active power can 
control by use of the pitch controller. This controller is more complex and its response is 
slower compared to series and shunt compensating devices [48]. Therefore, the pitch 




 However, in [49], it is reported that to improve the voltage profile at the point of 
common coupling (PCC), the series compensating devices are more effective than the 
shunt compensating device for a given MVA size. Among the series compensators, the 
diode-bridge-type non superconducting fault current limiter (NSFCL) and the solid state 
fault current limiter (SSFCL) are one of the favorable fault current devices and they can 
enhance the transient stability and power quality of power systems by mitigating the 
fault current respectively [16]-[19]. In general, the SSFCLs can be classified into two 
states, inductive SSFCL (L-type SSFCL) and the resistive SSFCL(R-type SSFCL). 
Several studies have been performed on both types of SSFCLs, and the NSFCL to 
improvement the transient stability and power quality in the power network [16]-
[19].However, the NSFCL and the R-type SSFCL has not been applied on DFIG based 
variable speed WG to improve the transient stability. 
Based on the above background, in this research work, a simple two series 
compensating devices (NSFCL and R-type SSFCL) with effective controllable structure 
are applied to a DFIG based variable speed WG to improve the transient stability. The 
proposed circuit operation both in normal and fault conditions are simulated and 
observed the transient stability performance. A 2 MW DFIG based variable speed WG 
system has been considered and verified the transient stability performance of the 
proposed NSFCL and the  R-type SSFCL by applying temporary balanced and 
unbalanced fault in the test system. Moreover, to gauge the efficacy of the proposed 
NSFCL and the R-type SSFCL, its transient stability performance is compared with the 
DC resistive, BFCL and SDBR. Detailed analytical analysis and simulations were 
carried out in Matlab/Simulink software. The simulation results and all numerical 
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analysis show that the proposed NSFCL and the R-type SSFCL is very effective in 
variable speed DFIG based wind power systems to enhancing the transient stability and 
























MODELING OF THE WIND TURBINE AND DFIG WITH TEST SYSTEM 
MODEL  
 
A.   Wind Turbine Model 
 
      For simplicity, in designing the wind turbine model, this paper considers the most 
common relationships between the wind speed and the extracted mechanical power (     
by the wind turbine defined as follows, 
                                                 = 0.5   (λ, )     
  [W]                                       (1) 
           Where,   is the air density,    is the wind speed,     is the area covered by the 
rotor of the wind turbine      =   
   , R is the radius of the blade,   is the power 
conversion coefficient. The power conversion coefficient (  ) can be described as the 
portion of extracted mechanical power from the total power available from the wind. The 
maximum value the power coefficient of     is defined by the Betz limit, which is 0.59. 
The Betz limit states that a wind turbine can never extract more than 59.3 %   of wind 
power [15]. In addition,    varies from 25 % to 40 % in practicality. This (  )  is 
generally defined as a function of both the tip speed ratio, λ, and the blade pitch angle, β. 
By controlling the blade pitch angle (β), the wind turbines can extract more wind energy 
within a wide range of wind speed. The tip speed ratio is defined as follows,   
                                                                  = 
  
  
*R                          (2) 
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           where    is the rotational mechanical speed [rad/s].It should be noted that, to 
ensure a maximum of     there is a value of λ. For modeling of the wind turbine,    (λ, 
β) can be calculated as in [50], [51].  
                             (
  
  
       )  
   
                                                                
where,  
                                         [
 
       
 
     
    
]
  
                                                                
 
            The coefficients from c1 to c6 are considered as: c1 = 0.5176, c2 = 116, c3 = 
0.4, c4 = 5, c5 = 21 and c6 = -0.0068.  
B. DFIG Modeling  
The diagram of a DFIG based Wind turbine is shown in Figure 1. The DFIG is a 
three-phase wound rotor induction machine, with the stator windings connected directly 
to the grid. The rotor windings are connected to the grid via back-to-back (AC/DC/AC) 
converters, which is basically a bi-directional power converter. It consists of two power 
electronics, three-phase pulse width modulated (PWM) voltage source converters 
(VSC).They are commonly referred to as the rotor side converter (RSC) and the grid side 
converter (GSC). The RSC and GSC, both converters have the capability to transfer both 
active and reactive power in both directions (AC/DC/AC) independently [52], [53]. A dc-
link capacitor is connected between the RSC and GSC converters to maintain a constant 


























      Figure 1. Basic diagram of DFIG with partial rated power converters. 
employed to control the RSC and the GSC converters of the DFIG under steady state 
conditions. In this research work, the most common vector control method is used to 
control the RSC and GSC converters of the DFIG [54].  
C. RSC Controller  
    The RSC controller with the gain parameters value is shown in Figure 2. The RSC 
controller is integrated with the generator rotor side of DFIG. The main objective of the 
RSC is to control both the active and reactive power of the DFIGs stator terminal [54]. 
Basically, the RSC is a bi-directional, power electronic, full bridge, two-level, 6-pulse 
converter. With the assistance of the 2-level, 6-pulse converter the electromagnetic torque 
of DFIG can be controlled. In this research work, inputs to the RSC controller are the 
reactive power     and active power   .In order to generate the appropriate reference 
signals for three phase pulse width modulation (PWM) signal block, the RSC is uses the 
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Figure 2. Diagram of RSC controller. 
converting the three phase reference signal into the equivalent d and q components and 
vice versa [53]. During normal operation, the RSC controller controls the stator active 
power with the help q-axis rotor current components (   ). The reactive power is 
controlled by the d-axis rotor current component (   ). In this way the RSC controller 
main objective is achieved.  
D. GSC Controller  
  The main purpose of the GSC controller is to keep the dc-link voltage fixed and to 
keep a constant power factor. To achieve this goal, in this paper the vector control 
method is used. In this scheme, the d-axis current component is used to keep the dc-link 
voltage constant, and a q-axis current component is used to control the reactive power of 
the DFIG [54]. In DFIG, the GSC ensures balanced power energy on the both sides of the 
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Figure 3. Diagram of GSC controller. 
series PI controllers are used in this work. The gain parameter values of the GSC 
controller are shown in Figure 3. The GSC controller also contains a 2- level, 6-pulse 
based full bridge power electronic converter. It uses the dc-link voltage     and the 
reactive power (  ) from  the  rotor line as inputs and sends the desired signal with the 
processing of the PI controller and carrier frequency of the GSC controller. The values of 
the power capacitor,and frequency are given in Table 1.  
In RSC and GSC controllers, the gain parameters of the PI controllers are selected 
in such a way that they give the best performance in both normal and fault condition.   
E. System model under study 
In this work, a 2 MW 690 V DFIG based variable speed WG system has been 
modeled to analyze the transient stability. The DFIG is connected to the grid through a 
step up transformer and double circuit transmission lines as shown in Figure 4 [12]-[15]. 
The existing series compensating devices, and the the proposed series devices (NSFCL 
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and the R-type SSFCL) are connected in series between the PCC and the double circuit 
transmission lines. Temporary balanced and unbalanced faults were applied to the test 
system to evaluate the performance of the proposed series devices (NSFCL and R-type 
SSFCL). In this paper, the parameters of the double circuit trasmission lines found in [15]  
and the parameter of the wind generator found in [55]-[57] are shown in Table 1.  
 





















































   Table 1. Parameters of wind turbine with DFIG 
            Generator characteristics  Values 
Turbine type (horizontal axis) 3 blade  
Rated  wind  speed (m/s) 14 
Rated  power of  DFIG (MW) 2 
Rated  stator  Voltage (V) 690 
Rated  frequency (Hz) 60 
Stator resistance (p.u.) 0.00488 
Rotor  resistance  referred  to the stator (p.u.) 0.00549 
Stator  leakage  inductance (p.u.) 0.09231 
Rotor leakage inductance referred to the stator 
(p.u.) 
0.09955 
Magnetizing  inductance (p.u.) 3.95279 
Lumped inertia  constant (s) 3 
Dc Link voltage (V) 1200 














       PROPOSED SERIES COMPENSATING DEVICES 
 
A. Diode-bridge-type non superconducting fault current limiter (NSFCL) 
 The detailed structure, operation, design consideration and controller of the 
proposed NSFCL are given below. 
1. NSFCL configuration and operation 
 Figure 5(a) shows the configuration of the proposed single-phase NSFCL. The 
proposed NSFCL structure is composed of three main parts that are briefly explained 
as follows. 
 The NSFCL is based on diode-bridge rectifier, which consists of four diodes   -  .  
  A non-superconductor (copper coil) that is designed as a resistor and an inductor 
which is connected in series with a fast response IGBT switch. 
 A high impedance of shunt resistor     is placed in parallel with the IGBT switch. 
 
 In the steady state condition the self-turn-off IGBT switch remains closed and the 
rectifier diodes bridge of the NSFCL carries the line current. For one half cycle, the line 
current is carried through the path             and other half cycle in       
      carry the line current. Thus, the combination of the four diodes (  -    of the 
proposed NSFCL operates in near dc condition (      in each phase and the inductor of     
acts as a short circuit. The ripple of dc current (     can be decreased by increasing the    
[16]. Therefore, the total line current will flow through the rectifier diodes bridge part 
minimizing the device‘s impact under normal conditions. The impedance of the parallel 
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path (   ) is high enough so that no current will flow in normal conditions except for a 
small leakage current. When a fault occurs, the line current begins to rise abruptly but the 
reactor     limits the rate of increasing line current and IGBT switch protects from severe 
di/dt  value at the beginning of fault. At the time of the fault, dc current (   ), becomes 
greater than the predefined maximum permissible current     and the controller of NSFCL 
opens the IGBT switch. After opening the IGBT, the line current is bypassed to the 
parallel path (   ), further limiting the fault current and consumes the excess energy from 
the DFIG, helping to ensure system transient stability. 
2. NSFCL  design consideration 
        In designing of the proposed NSFCL, the values of      ,      and      must be 
considered. A small DC reactive inductance (0.1H) and resistance value (0.1 ohm) are 
considered in the NSFCL. To ensure the transient stability, the parallel resistor value of  
     should be chosen in such way that the proposed NSFCL can dissipate an amount of 
power equal to the amount of power present in the faulted line in pre-fault conditions [16]. 
After fault, the power (      ) consumed by the NSFCL is as follows 
                                                                
    
 
   
                              (5) 
       where,       is the PCC voltage and        is the shunt path resistance. The 
optimal value     was found approximately 0.645 p.u. by the trial and error approach, 
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Figure 5. (a) The proposed single-phase Diode-bridge-type NSFCL structure; (b) The 
proposed NSFCL controller. 
3. NSFCL  Control Strategy 
 The control structure of the NSFCL is shown in Figure 5(b). During normal 
operation, the semiconductor switch is on and the dc current     is flowing through the dc 
reactor to the IGBT switch. Additionally, the dc current (   ) is always compared with 
permissible reference current (     ). In the event of a fault,    becomes greater than 
permissible reference current     .  The control circuits detect this and open the IGBT 
switch. After opening the IGBT switch, the high impedance of shunt path (    ) is 
connected to the faulted, limiting the fault current instantaneously. Another control 
parameter is needed to turn on the IGBT switch and return to the normal operation.  
        After a fault, when the IGBT switch is off, terminal voltage control is very 
important to maintain the system transient stability. Therefore the voltage at PCC point 
     , is used to turn on the IGBT switch because our main aim is to maintain the voltage 
profile (±0.1 p.u.) at the PCC. How long the parallel path (    ) of the circuit will remain 
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connected in series with the line is decided by comparing between the predefined 
maximum permissible reference voltage       and the PCC voltage     .  Here      is set 
to be 90% of the nominal value of      .When the value of       is greater than its 
predefined voltage value     , the controller initiates the IGBT switch to be closed. As 
the IGBT switch closed, the shunt path is withdrawn from the operation and normal 
operation of the system returns. 
B. Proposed Resistive solid state  fault current limiter (R-type SSFCL) 
 The detailed structure, operation, design consideration and controller of the 
proposed R-type SSFCL is given below. 
1. R-type SSFCL configuration and operation 
  Figure 6 (a), shows the configuration of the proposed single-phase R-type 
SSFCL. The proposed R-type SSFCL structure is based on diode-bridge rectifier, which 
consists of four diodes   -  . A high impedance of shunt resistor (     is placed in 
parallel with the bridge part of the circuit and a Zinc oxide arrester is used in the 
proposed R-type SSFCL, which is connected in parallel with the shunt resistor as shown 
in Figure 6 (b) [18], [19]. 
   During the normal operation, the semiconductor IGBT switch remains closed and 
the rectifier diodes bridge of the R-type SSFCL carries the line current. For one half cycle, 
the line current is carried through the path   -       and during the other half cycle,    -
       carry the line current. Thus, the combination of the four diodes (  -    of the 
proposed R-type SSFCL operates in near dc condition (      in each phase and the 
inductor of     acts as a short circuit. Therefore, the total line current will flow through 
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the rectifier diodes bridge part minimizing the device‘s impact under normal conditions. In 
the event of fault, the line current rises abruptly. The reactance of            limits this 




value at the beginning of fault. At the event of fault, the dc current (   ), crosses over the 
preset maximum permissible reference current (    ), and the controller of the R-type 
SSFCL turns off the IGBT switch. After that, high current through the line is bypassed to 
the shunted path of the circuit, which helps limit the fault current and consumes the excess 
energy from the DFIG to ensure the transient stability of the system.     
 The ZnO arrester is used to minimize over voltage conditions. During the fault, 
high current will flow through the circuit. The sudden interruption of high current results 
peak voltages impressed onto the circuit, which can damage components [58]. The ZnO 
device has high impedance during the normal operating condition and does not conduct, 
when the voltage across the ZnO device is smaller than conduction threshold. For the 
purpose of this paper this considered as the OFF mode of the ZnO device. On the other 
hand the ZnO device has low impedance when the voltage across the ZnO device is higher 
than the threshold value, and the device is considered as in the ON mode [58]. Therefore 
the ZnO device is used as a switching device in this work and it protects the circuit from 
the over voltage. 
 The fault is isolated by opening the circuit breaker, and the system begins to 
recover. As the PCC voltage reaches its predefined reference voltage,     , the R-type 
SSFCL control system will be forced to turn on the IGBT switch and the system will 









































Figure 6. (a) Proposed R-type SSFCL; and (b) R-type SSFCL Controller. 
2. R-type SSFCL  design consideration 
        In designing of the proposed R-type SSFCL, the shunt branch parameter,      , 
should be chosen in such way that the SSFCL can consume an amount of power which is 
equal to the amount of power carried by the faulted line in a pre-fault condition. During 
the fault, the power (        ) consumed by the R-type SSFCL is as follows: 
                                                                       
    
 
   
                                   (6) 
       Where,       is the PCC voltage and        is the shunt path resistance. In order to 
improve the transient stability performance, the optimal value     is selected 0.645 p.u. 
(based on the machine rating) which yields the best performance for both the balanced 





3. R-type SSFCL  Control Strategy 
  The control structure of the proposed R-type SSFCL is shown in Figure 6(b). 
During normal operation, the semiconductor IGBT switch is closed and the dc current ( 
   ), is flowing through the IGBT switch. The dc current (    ), is continuously compared 
with the preset permissible reference current      ) for both normal and transient 
conditions. The comparator output pulse is set in such a way that if the dc current      
crosses slightly higher than       then the output pulse of the comparator becomes high. 
On the other hand, when the voltage at PCC (    ), just reaches the predefined maximum 
acceptable reference voltage (       the output pulse of the comparator becomes low. 
Based on the comparator signals, the logical control gives an appropriate IGBT gate 
control signal. In the event of fault, the dc-current (    ), becomes greater than the       
and after that the controller circuit detects the fault, the controller of the R-type SSFCL 
forces the IGBT gate signal (     ) to move to a low state, which opens the IGBT switch. 
After opening the IGBT switch, the bridge part is isolated from the operation and high 
fault current is bypassed to the parallel path which limits the fault current.  
To turn on the IGBT switch, the PCC voltage (    ), and the predefined reference 
voltage (     ) are considered. The value of      is set to 0.90 p.u. of the nominal value. 
When      is slightly greater than the        the controller forces the IGBT gate signal ( 
    ) move to a high state, making the IGBT switch turn on. Finally the system returns to 





    CHAPTER 5 
  EXISTING SERIES COMPENSATING DEVICES 
 
 In order to examine the effectiveness of the proposed NSFCL, its performance is 
compared with the BFCL, DC resistive SFCL and SDBR. On the other hand the proposed 
R-type SSFCL performance is compared with the SDBR. The BFCL, DC resistive and 
SDBR are well established and proven technology for enhancing the transient stability of 
the DFIG based WG. The modeling, operation and control strategy of the BFCL, DC 
resistive and SDBR is described in the following subsections. 
A. Bridge Type Fault Current Limiter (BFCL)  
1. BFCL configuration and  operation 
The BFCL circuit is shown in Figure 7a. Basically, the BFCL is the combination 
of diode bridge (  -  ), and a bypass current limiting reactor     along with a resistor 
    [36]. During normal operation, the IGBT switch is closed and the dc current flows 
through the dc reactor    . Due to high impedance of the parallel path, no current will 
flow through the parallel path.  As a fault occurs, the controller detects it and turns off the 
IGBT switch and the bridge part is isolated from the faulted line. Thus the fault line 
current is bypassed to the parallel path, which limits the fault current and the high 
resistance consumes the excess energy from the DFIG to ensure the transient stability. 






2. BFCL design and control strategy 
 
 A small value of the dc reactor (     is considered in the BFCL which is (1mH). 
    is the inherent resistance of    , having a very low value 0.1mῼ [36]. For the 
performance comparison between the NSFCL and the BFCL, the same value 
of      =            is used in this paper. The same controller is chosen for BFCL as 
used in NSFCL, and the control strategy is similar to NSFCL controller which is already 
discussed in the proposed series devices section. 
B. DC resistive superconducting fault current limiter (DC resistive SFCL) 
1. DC resistive SFCL configuration and  operation 
 The model of DC resistive SFCL consists of four diodes   -    in a rectifier 
bridge configuration, a current limiting reactor    and a resistor    as shown in Figure 
7(b).    is the quench resistor of the superconducting coil, whose value varies according 
to the line current intensity. The operation of DC resistive SFCL is based on the 
synergistic principle of rectifier and resistive fault current limiter. The current flow 
through the diode bridge is nearly dc current [15]. During normal operation, one half 
cycles the line current flows in               and other half cycle in   -      
   carried the line current. Under normal conditions, the resistance of    is negligible. In 
the event of fault, the value of the quench resistance (    becomes very high due to a 
reduction of the superconductivity limiting the fault current and enhancing the transient 





2.  DC resistive SFCL design  and  control strategy 
  The DC resistive SFCL is designed in such a way that the magnitude of quench 
resistance varies exponentially from 0.0 p.u. to 2.0 p.u. [15]. Generally, in DC resistive 
SFCL the resistance value of    is kept zero during the normal operation. During a fault, 
the value of quenched resistance      =            is considered in this paper to 
compare performance of the NSFCL and the DC resistive SFCL. The significant 
advantages of using the SFCL is that, no additional controller is required to change from 
the non-superconducting state to superconducting states in the DC resistive SFCL.  
C. Series Dynamic Braking Resistor (SDBR) 
1. SDBR configuration and  operation 
The basic model of an SDBR consists of two parts, a resistor and a power 
electronic switch connected in parallel with the resistor as shown in Figure 7(c). This 
study considers using an IGBT switch due to its quick response and modular scheme. 
    During normal operation, the resistor of the SDBR has no function, and the SDBR 
is inactive as the IGBT switch is closed. The line current flows through IGBT switch 
bypassing the parallel resistor. When a fault occurs, the voltage of the system lowers very 
rapidly and while line current increases similarly. As a result, the parallel resistor is 
inserted into the network by the IGBT switch opening. High fault current will flow 
through the inserted resistor. The resistor remains connected to the network until the 
desired voltage achieved. Upon realizing the desired voltage, the circuit returns to the 




2. SDBR Design and Control strategy 
  The same controller is taken in SDBR as used in NSFCL. Also the control 
strategy is same that already discussed previously in NSFCL part. To produce the 
equivalent     for SDBR, line current is converted to a dc quantity. In this paper, the same 
value of (    =0.645 p.u.)  is selected to make the transient stability comparison between 
































   SIMULATION RESULTS AND DISCUSSIONS    
A. Simulation Consideration 
    In this work,  in the event of a fault the wind speed of 12 m/s is assumed to be a 
constant and power factor is unity in order to the fault analysis purpose. For evaluating 
the system transient stability, a temporary 3LG, 2LG, and 1LG faults are applied at point 
   at 0.1s. The faulted line circuit breakers             will open successfully at 0.2 s 
after applying the fault and both circuit breakers successfully reclose at 1.2 s. The 
simulation results time considered is from 0 to 2s. The simulation step response used is 
10    Five different cases are considered as shown below: 
 Case-A: No controller. 
 Case-B: With SDBR. 
 Case-C: With BFCL. 
 Case-D: With DC resistive SFCL. 
 Case-E: With diode-bridge-type NSFCL. 
All simulation results for balanced and unbalanced faults are expressed in 
following subsequent sections for the proposed NSFCL.  
B. Transient Stability Analysis for NSFCL  
1. Analysis of Transient Stability for Balanced (3LG) fault  
    Figure 8 shows the DFIG terminal voltage response after applying a temporary 
3LG fault. Without auxiliary device, the voltage goes almost zero right after fault, and 
continues at a sustained lower voltage range until the circuit breakers open. By using an 
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SDBR in the system, the voltage level cannot be maintained within ±0.1 p.u. of nominal. 
By inserting BFCL and DC resistive SFCL the DFIG terminal voltage can be maintained 
to within ±0.1 p.u. Finally, by using proposed NSFCL, the terminal voltage comes back 
to 0.94 p.u. of its original nominal value very quickly when compared to the SDBR, 
BFCL, and DC resistive SFCL. This indicates improved performance of the NSFCL as 





























The speed response curve of the DFIG is shown in Figure 9 for 3 LG fault. It can 
be observed from the Figure 9, that by using the proposed NSFCL, the machine speed of 
DFIG has lower oscillation compared to using of the BFCL, DC resistive SFCL, SDBR 





















Figure 10, represents the simulation response curve of active power for all the five 
cases. Without any controller, the DFIG active power goes to zero right after the 3 LG 
fault. The NSFCL, DC resistive SFCL and the BFCL has the ability to maintain the 
steady state power, however the performance of the NSFCL is better than others in terms 










            The active power consumed by NSFCL, BFCL, DC resistive SFCL and SDBR 
during 3LG fault is shown in Figure 11. It can be seen that the NSFCL consumes more 
active power than the BFCL, DC resistive SFCL and SDBR during fault occurrence 
which indicated that the NSFCL improves the transient stability by consuming more 
power. Moreover, we can see from Figure 11, NSFCL, DC resistive SFCL, BFCL and 
















Figure 11. Active power consumption by the series devices with proposed 










     
 
 
In figure 12, shows the dc-link voltage responses for 3 LG fault. Without 
controller, the dc- link voltage increases promptly from 1.0 p.u. to 1.65 p.u during the 
fault. The NSFCL maintains the dc- link voltage with less fluctuation and more stability 
than the DC resistive SFCL, BFCL and SDBR. Therefore it can be say that the proposed 





















 Figure 13, shows the line current increases to 4.25 p.u. during the 3 LG fault if 
the DFIG has no auxiliary controller. From the simulation curves, it can be seen that the 
NSFCL suppresses the fault current   from 4.25 p.u to 1.25 p.u, where the SDBR can 
limit the line current from 4.25 p.u. to 2.15. Therefore, the NSFCL has the ability to limit 
the fault current during the fault as compared to the SDBR and enhance the transient 









2. Analysis of Transient Stability for 2LG fault  
In Figure 14, it is seen that the DFIG terminal voltage sag goes to 0.4 p.u. without 
any auxiliary devices. The voltage profile improves over 0.91 p.u and enhances the 
transient stability through the all series device. However, the NSFCL outperforms the 


























The speed response of the DFIG for all cases is shown in Figure 15. All series 
devices provide better performance in compared to using no controller.  However, from 
the simulation curves, it is clearly visualized that the proposed NSFCL has lower 
oscillation in comparison to others, which indicated that the NSFCL enhance the transient 


















Figure 16, represents the active power responses of the DFIG during 2 LG fault. It 
is seen from the simulation curves that the output active power dips to 0.38 p.u. without 
any controller. But by employing the NSFCL,BFCL, DC resistive SFCL and SDBR 
devices, the DFIG active power fluctuation becomes less and improves the transient 


















The dc-link voltage under the 2LG fault is shown in Figure 17. All series devices 
can improve the dc-link voltage with less fluctuation. However, The NSFCL aids in 
maintaining less variations of the dc-link voltage and more stability when compared to 








Figure 17. DFIG dc-link voltage responses with NSFCL for 2LG fault 
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3. Analysis of Transient Stability for  1LG fault 
        In addition, this paper considers a 1LG fault due to the 1LG fault being the least 
severe and the most common fault compared to 3 LG and 2 LG fault. Figure 18 shows 
that without controller, the DFIG terminal voltage sag goes to 0.67 p.u. during the 1 LG 
fault. It is evident that the NSFCL device improves the voltage profile and enhances the 
transient stability by maintaining the voltage level over 0.985 p.u and performed well 



























The speed response curve is shown in Figure 19, for 1 LG fault. All series devices 
can maintain steady state machine speed in the event of fault. But it can be noted from the 
simulation curves that by using of NSFCL, the speed responses curve remain more stable 



















Figure 20 shows the series devices improves the DFIG active power under 1 LG 
fault. Yet, the SDBR has some oscillation compared to the proposed NSFCL as shown in 
figure 20. Therefore, it can be stated that the NSFCL improves the transient stability of 





















The dc-link voltage shows in Figure 21. The variation of the dc-link voltage is 
minimal for all series devices, however the NSFCL has lower oscillation than the others 












4.  Index-based performance 
  To understand the performance of the proposed NSFCL, several performance 
indices are compared using (7)-(10). Lower index values specify better performance. The 
indices definitions are:     
                                    ∫  
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  Where,            and       represent deviation of the PCC voltage, the 
machine speed, the active power and dc voltage of the wind generator respectively. Here, 
T indicates the simulation time duration from 0 to 2 sec. The index values for 3LG, 2LG, 
and 1LG faults are presented in Tables 2, 3, and 4 respectively. According to the tables, 
significant improvement is observed using the NSFCL in the system as compared to the 




















Vlt (pu.s) 6.421 0.826 0.510 0.487 0.425 
spd (pu.s) 0.424 0.116 0.0561 0. 0401 0.0395 
pow (pu.s) 11.02 3.232 1.485 1.12 1.01 
 Vdc (pu.s) 4.416 0.576 0.495 0.447 0.387 
 









 SFCL  
Diode-bridge  
NSFCL  
Vlt (pu.s) 4.641 0.481 0.305 0.288 0.245 
spd (pu.s) 0.397 0.09 0.0506 0.031 0.028 
pow (pu.s) 6.509 1.355 0.815 0.648 0.581 




















Vlt (pu.s) 2.989 0.279 0.187 0.171 0.149 
spd (pu.s) 0.186 0.0185 0.0155 0.0112 0.01 
pow (pu.s) 4.982 0.902 0.495 0.418 0.3802 
 Vdc (pu.s) 1.002 0.087 0.0581 0.043 0.0395 
 
5. Transient stability improvement calculation 
  
  The transient stability performance is also considered in this work in terms of 
improvement (Imp) calculation. The overall outcomes of this study in terms of transient 
stability are summarized in Table (5-7) respectively. The Imp calculation can be defined 
as- 
         Imp= 
                                                    
                       
                                          
 
High: when the percentage of (Imp)>90% 
Moderate: When the percentage of (Imp) is 90%  (Imp)  80% 





Table 5. Transient stability improvement calculation for 3LG fault 
Transient 
Criteria 







Vlt (pu.s) Moderate High High High 
spd (pu.s) Poor Moderate High High 
pow (pu.s) Poor Moderate Moderate High 
 Vdc (pu.s) Moderate Moderate Moderate High 
 
          Table 6. Transient stability improvement calculation for 2LG fault 
Transient 
Criteria 







Vlt (pu.s) Moderate High High High 
spd (pu.s) Poor Moderate High High 
pow (pu.s) Poor Moderate High High 








        Table 7. Transient stability improvement calculation for 1LG fault 
Transient 
Criteria 







Vlt (pu.s) High High High High 
spd (pu.s) High High High High 
pow (pu.s) Moderate High High High 
 Vdc (pu.s) High High High High 
 
6. Low Voltage Ride through (LVRT) consideration  
    The PCC voltage for the 3LG fault as compared to the US grid code is presented 
in Figure 22. A larger time span of the simulation is considered to measure conformance 
with the grid code. Clearly the proposed NSFCL improves the transient stability by 
maintaining the PCC voltage to within ±0.1 p.u. (i.e. 0.94 p.u.) of the nominal voltage 



























Figure 22. Voltage at PCC and LVRT measurement with USA grid 
code during 3LG fault 
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C. Transient Stability Analysis for R-type SSFCL  
     The simulation consideration in the test system model for the proposed R-type 
SSFCL is similar to NSFCL. Also to evaluate the transient performance of the proposed 
R-type SSFCL, a temporary balanced and unbalanced fault is applied to the test system 
model. In this case, we also considered three different cases to show the effectiveness of 
the proposed R-type SSFCL, they are as follows: 
 Case A: without controller 
 Case B: with SDBR  
 Case C: with the proposed R-type SSFCL. 
All simulation results for balanced and unbalanced faults are expressed in 
following subsequent sections for the R-type SSFCL.  
1. Analysis of Transient Stability for 3LG fault  
     Figure 23, shows the DFIG terminal voltage response. The voltage goes to almost 
zero when there is no controller and continues at a lower voltage range after applying the 
3LG fault as shown in Figure 23. After connecting the series devices in the test system, 
the DFIG voltage profile is improved. But the proposed R-type SSFCL performance is 
better than the SDBR by maintaining the DFIG voltage profile over 0.92 p.u. of its 
nominal value. Therefore it can be stated that the proposed R-type SSFCL enhances the 























Figure 23.Terminal voltage of the DFIG with R-type SSFCL for 3 LG fault. 
 
 




Figure 24, shows the machine speed response curve of the DFIG during the 3 LG 
fault. In the event of fault, the proposed R-type confines the rate of increasing of 
generator speed and confirms better transient stability of the machine compared to the 
SDBR.  
The active power response curve of the DFIG is shown in Figure 25. Without 
compensating devices, the DFIG active power goes to zero in the event of 3 LG fault. 
Although SDBR has the ability to boost up the active power during the fault, but by using 
the proposed R-type SSFCL the output active power maintain the steady state power 
























     Figure 26, shows the dc-link voltage responses for 3 LG fault. Without any 
auxiliary devices, the dc-link voltage increases promptly during the 3 LG fault as shown 
in figure 35. The SDBR has ability to stabilize the dc-link voltage, but its performance is 
poor compared to the proposed R-type SSFCL. From the Figure 26, it is clear that the R-
type SSFCL improves the transient stability of the DFIG based WG by maintaining the 



















Figure 27, shows the line current responses for the all cases during the fault time. 
Without compensating devices, the line increases to 3.95 p.u. in the event of 3 LG fault. 
It can be seen From the Figure 27, that the SDBR can limit the line current from 3.95 p.u. 
to 1.75, where the R-type SSFCL suppresses the fault current   from 3.95 p.u to 1.38 p.u, 
Therefore, it can be stated that the R-type SSFCL has the ability to better limit the fault 
current during the fault and enhance the transient stability of the DFIG based WG and 



















 The proposed R-type SSFCL consumed more active power than the SDBR in the 
event of 3 LG fault, which is shown in Figure 28. This indicated that the R-type SSFCL 
provides better transient stability performance compared to SDBR.  Moreover, we can 
see from the simulation outcomes that the both series devices (R-type SSFCL, and 





Figure 28. Active power consumption by the  series devices (SDBR 
and R-type SSFCL) for 3 LG fault 
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2. Analysis of Transient Stability for 2LG fault  
In this research work 2LG fault is considered to analyze the transient stability 
performance of the proposed R-type SSFCL. The DFIG terminal voltage responses for all 
three cases in the event of 2LG fault is shown in Figure 29. In Figure 29, it is seen that 
the DFIG terminal voltage sag goes to 0.601 p.u. without any auxiliary devices. The 
voltage profile improves over 0.90 p.u and enhances the transient stability through both 
the series devices. However, the R-type SSFCL performs better than the SDBR by 

















The active power responses of the DFIG during 2 LG fault is shown in Figure 30. 
It is from the figure 30, that the output active power dip goes to 0.4 p.u. without series 
devices.  But by employing proposed the R-type SSFCL, the active power of the DFIG 




















The dc-link voltage for the 2LG fault is shown in Figure 31.The DC link voltage 
raise to 1.042 p.u without the auxiliary device. The series devices like SDBR and the R-
type SSFCL has the ability to maintain the variation of the dc-link voltage. The R-type 
SSFCL aids to keep more stable the dc-link voltage when compared to the SDBR 
performance in the event of  2 LG fault, which indicated that the transient stability 



















In Figure 32, shows the line current responses for the 2 LG fault. Without any 
controller, the line current increases up to 2.4 p.u. during the 2LG fault . The R-type 
SSFCL and the SDBR has the ability to improve the transient stability by mitigating the 
fault current during 2 LG fault. However, it must be noted that,  the R-type SSFCL  
provides the best support to suppress the fault current down from 2.4 p.u. to 1.27 p.u., 




























The speed response of the DFIG for 2 LG fault is shown in Figure 33. In the event 
of 2LG fault, the R-type SSFCL and the SDBR both device performances are well in 
terms of machine speed. Both devices provide better performance in 2 LG fault compared 




















Figure 34 represents the active power consumption by the series compensators 
(SDBR and the R-type SSFCL) during the 2LG fault. In Figure 34, it is clearly visualized 
that the R-type SSFCL consumes more active power than the SDBR. Thus it can be 
stated that the proposed R-type SSFCL improves the transient stability by consuming 






Figure 34. Active power consumption by the series devices (SDBR 
and R-type SSFCL) for 2 LG fault 
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3. Analysis of Transient Stability for Balanced (1LG) fault  
As the 1LG the most common fault and fault being the least severe among all type 
of fault, therefore in this work this fault is also considered. Figure 35 shows that the 
DFIG terminal voltage sag goes to 0.70 p.u. during the 1 LG fault without any auxiliary 
devices. From the figure 35, It can be noted that the series devices (SDBR and the R-type 
SSFCL) both are improves the voltage profile and enhances the transient stability by 
maintaining the voltage level over 0.96 p.u. However, the proposed R-type SSFCL 


























The speed variation of the DFIG under 1 LG fault is shown in Figure 36. The 
variation of the series devices is not significant during 1 LG fault, however the R-type 
SSFCL has less speed variation compared to the SDBR, therefore the performance of the 




















The dc-link voltage shows in Figure 37. The variation of the dc link voltage is 
minimal during the 1 LG fault for the SDBR and the R-type SSFCL, but from the Figure 
37, it is clearly visualized that the R-type SSFCL has lower oscillation compared to 
SDBR, which indicates that the proposed R-type SSFCL can enhance the transient 






Figure 37. Dc-link voltage responses of the DFIG with R-type SSFCL 












Figure 38, shows the active power consumption for the 1 LG fault.  The R-type 
SSFCL enhance the transient stability more compared to the SDBR by consuming the 







Figure 38. Active power consumption by the series devices (SDBR 
and R-type SSFCL) for 1 LG fault 
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Figure 39, shows the simulation curve of DFIG stator current. The line current 
increases 2.1 p.u. from the nominal value after applying the 1 LG fault. The SDBR and 
R-type SSFCL both series devices limits the fault current but from the simulation curve it 
is clearly visualized that the proposed R-type SSFCL improves the transient stability of 




























The active power responses of the DFIG for the 1 LG fault is shown in Figure 40.  
From the figures, it is shown that the performance of R-type SSFCL performs better than 
the SDBR in terms of improving the transient stability. Because the R-type SSFCL can 
maintain the steady state power with less fluctuation compared to SDBR, thus the R-type 










4. Numerical  performance analysis  
In this work, the same performance indices, such as,             , and      are 
considered as we have considered for the numerical analysis of NSFCL, in order to 
provide a valid numeric representation of the performance of the proposed R-type 
SSFCL. A lower index value specifies better performance. The Indices definitions can be 
expressed as below- 
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Where,            , and      denote the deviation of the PCC voltage, the 
machine speed, the active power and dc voltage of the wind generator respectively.  T 
refers the simulation time duration from 0 to 2 sec. The index values for balanced and 
unbalanced faults are shown in Table 8, 9 and 10 respectively. However, from a 








Table 8. Performance indices values for 3LG fault 
 Index Parameters 
(%) 
Indices Values for 3LG fault 
No Control SDBR R-type SSFCL 
Vlt (pu.s) 6.422 0.828 0.4321 
spd (pu.s) 0.423 0.114 0.03954 
pow (pu.s) 11.02 3.235 1.0221 
 Vdc (pu.s) 4.416 0.576 0.3892 
 
Table 9. Performance indices values for 2LG  fault 
Index Parameters 
(%) 
Indices Values for 2LG fault 
No Control SDBR R-type SSFCL 
Vlt (pu.s) 4.655 0.484 0.2469 
spd (pu.s) 0.397 0.091 0.0299 
pow (pu.s) 6.509 1.356 0.5843 









Table 10. Performance indices values for 1LG fault 
Index Parameters 
(%) 
Indices Values for 1LG fault 
No Control SDBR R-type SSFCL 
Vlt (pu.s) 2.989 0.27901 0.14942 
spd (pu.s) 0.18623 0.01861 0.0117 
pow (pu.s) 4.982 0.90231 0.3809 
 Vdc (pu.s) 1.003 0.087 0.03955 
 
5. Transient stability Improvement calculation 
      The transient stability performance is also considered in this work in terms of 
improvement (Imp) calculation. The overall outcomes of this study in terms of transient 
stability improvement are summarized in Table 11, 12 and table 13 respectively. The Imp 
calculation can be defined as- 
           Imp= 
                                                    
                       
                                      
High: when the percentage of (Imp)>90% 
Moderate: When the percentage of (Imp) is 90%  (Imp)  80% 








Table 11. Transient stability improvement calculation for 3 LG fault 
Transient Criteria 
Improvement  Comparison for  3LG fault 
SDBR R-type SSFCL 
Vlt (pu.s) Moderate High 
spd (pu.s) Poor High 
pow (pu.s) Poor High 
 Vdc (pu.s) Moderate High 
 
Table 12. Transient stability improvement calculation for 2 LG fault 
Transient Criteria 
Improvement  Comparison for  2LG fault 
SDBR R-type SSFCL 
Vlt (pu.s) Moderate High 
spd (pu.s) Poor High 
pow (pu.s) Poor High 









Table 13. Transient stability improvement calculation for 1 LG fault 
Transient Criteria 
Improvement  Comparison for  1LG fault 
SDBR R-type SSFCL 
Vlt (pu.s) High High 
spd (pu.s) High High 
pow (pu.s) Moderate High 
 Vdc (pu.s) High High 
 
6. Low Voltage Ride through (LVRT) consideration  
The PCC voltage for the 3LG fault as compared to the USA grid code is presented in 
Figure 41. A larger time span of the simulation is considered in this work to measure 
conformance with the grid code. From the simulation outcomes, it is clear that the 
proposed R-type SSFCL improves the transient stability by maintaining the PCC voltage 




























Figure 41. Simulation results of DFIG voltage profile at PCC and  LVRT 







       In this work circuit analysis is also considered between the BFCL with proposed 
diode-bridge type NSFCL. During the fault operation mode, the circuit operation mode is 
classified into two modes: after the fault occurrence when the switch is ON and when the 
switch is OFF. 
For NSFCL according to [16], [59]: 
Mode (1): The fault has already occurred, but still the semiconductor switch ON.  
Mode (2): The semiconductor switch is off and the resistor R is series with dc reactor (rd, 
Ld). 
For BFCL according to [60]: 
Mode (1): The fault has occurred, still the semiconductor switch is ON. So, the shunt path 
and bridge path with dc reactor are in parallel. 
Mode (2):  The semiconductor switch is off, bridge path is isolated and only the shunt 
path is in operation.  
I have found that in Mode (1) the impedance of NSFCL is higher than BFCL and 
in Mode (2) the current deceasing rate is higher in NSFCL than BFCL. That‘s why the 
NSFCL performs better than BFCL.  
The details explanation is given as below: 
Mode (1) 
Let‘s consider, just after the fault occurrence, Mode (1) started at time    when 





Figure 42: Circuit analysis of BFCL  
 
For BFCL:   
As the switch is ON, both the dc reactor path and shunt path is in parallel. 
So, the total impedance for Mode (1) is: 
                        
Where,      √   
               and      √            
As the equivalent impedance for two impedance connected in parallel is less than any of 
the two impedance, then 
                                                                                                                                      
The line current (     ) is the sum of the current in dc reactor (      ) and in shunt path 
(       ) as in [60]: 
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The current in dc reactor (      ) could be computed as in [60]: 
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For NSFCL  
 
 




As the semiconductor switch is ON, after the fault occurrence the total impedance is the 
impedance of the dc reactor. 
So, the total impedance in NSFCL is, 
                                                                                                                                        
 where,      √            
As it is a series circuit,  
                                                                                                                                     
The line current/ dc reactor current (      ) can be computed as [16],[59], 
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Where  
   
                                                                                    
So, if we consider the same value of dc reactor for both NSFCL and BFCL, then from Eq. 
(17) and Eq. (21) we can see that in mode (1), the total impedance is high in NSFCL than 
BFCL 
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From, Eq. (18) and Eq. (22), it is also seen that the line current is higher in BFCL than in 
NSFCL.  
As the impedance is high in NSFCL than BFCL then NSFCL must limit the line current 
more than that of BFCL in Mode (1) of fault operation period.  
Mode (2) 
Let‘s consider, Mode (2) started at time    the semiconductor switch is OFF when the 
line current is started to decrease. 
BFCL: As the semiconductor switch is OFF, the line current is flowing through the shunt 
path only. 
So,     
                    
Where        can be computed as [60]: 
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The decrease rate of the current is dependent on the time constant, τ.  So, the time 
constant of BFCL for mode (2) is: 
      
   




NSFCL: The semiconductor switch is off and the resistor R is series with dc reactor (  , 
  ). 
So, the line current flowing through the NSFCL is [16, 59]: 
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Where    √                
So, the time constant (τ) for NSFCL in Mode (2) is: 
             
  
    
 
Now,           because the dc reactance must be smaller for lower power loss [60].  
So, even if we consider         (where     is the shunt resistance in BFCL and   is 
the series resistance in NSFCL) and    is a small value, due to       ,        must be 
lower than      . 
Therefore, 
               
So, when fault current limiting, the decreasing rate of line current in NSFCL must be 
high than the decreasing rate of line current in BFCL. 
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From equation 24 and equation 25, the decreasing coefficient of both the BFCL and 
NSFCL are  
  
 
          and    
  
 
       respectively. 
Let us consider, 
For BFCL,                                                  
 For NSFCL,                                  
Using the above values the decreasing coefficients are plotted as below: 
 
Figure 44: Current is decreasing with respect to time with       and same value of    




The figure 44 is representing how fast the current is limiting in NSFCL compare 
with BFCL. From the above all evidence it is evident that NSFCL should perform better 
than BFCL. So, we got the better performance using NSFCL than BFCL.  
Finally, it is evident from detailed explanations and circuit analysis that NSFCL is 
more effective in enhancing the transient stability compared to BFCL during faults in the 
power network and that‘s why the simulation results are different when I have compared 




































CONCLUSION AND FUTURE WORK 
A. Conclusion 
       In this research work, the proposed Diode-bridge-type NSFCL and the R-type 
SSFCL structure, and all simulation results with a detailed explanation is presented. The 
main advantages of the proposed NSFCL and the R-type SSFCL are simplicity in 
structure, fast response and control. The proposed NSFCL and R-type SSFCL is very 
effective in wind power systems to enhance the transient stability by mitigating the fault 
current. At the conclusion of all simulations and numerical analysis, the following points 
can be noted- 
 i. The proposed NSFCL and R-type SSFCL is capable of enhancing the 
transient stability of the DFIG based variable speed WG system for 
balanced and unbalanced faults. 
ii. The proposed NSFCL and the R-type SSFCL has the ability to maintain 
the voltage level ±0.1 p.u. of the nominal value at PCC point and can 
mitigate the high current significantly during the fault time compared to 
the existing series devices. 
iii. The NSFCL and the R-type SSFCL stabilizes the machine speed during a 
fault, thus DFIG faces low stress and improves the transient stability. 
iv. The NSFCL and the R-type SSFCL can maintain the output power very 
smoothly and effectively by consuming the active power during fault time. 
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v. The NSFCL and the R-type SSFCL both are really a cost effective method 
to enhance FRT capability of the wind generator system. 
   Finally, it is evident from detailed simulations and all numerical analysis, that the 
proposed NSFCL and the R-type SSFCL is more effective in enhancing transient stability 
than the BFCL, DC resistive and SDBR in all aspects during both the balanced and 
unbalanced faults in the power network. 
B. Outcomes  from the Research work 
The contribution of this research work is given below. 
i) In this research work, two new series compensating devices of NSFCL 
and R-type SSFCL are proposed and applied on the DFIG based WG. 
ii)  The effectiveness of the proposed NSFCL and the R-type SSFCL is   
verified in terms of transient stability enhancement and compared with the 
existing series devices. 
iii) The proposed NSFCL and the R-type SSFCL both devices have the ability 
to enhancement the transient stability of DFIG based WG for the most 
severe balanced fault (3LG) and the unbalanced faults (2LG and 1LG). 
iv) This work helps to select two proposed series device with a view to 








C. Future Research Work 
The following works can be recommended from this research work: 
i. The performance of the NSFCL and the R-type SSFCL can be 
investigated for the permanent magnet synchronous generator (PMSG), 
also these proposed devices can be investigated for fixed speed induction 
generator. 
ii. The NSFCL and R-type SSFCL can be considered for the application of 
the large wind power system. 
iii. The NSFCL and R-type SSFCL will be considered for the application for 
the smart grid application. 
iv. We also aim to develop an intelligent controller for the NSFCL and R-type 
SSFCL. 
v. Deep Q network (DQN), and deep deterministic policy gradient (DDPG) 
can be used for the optimization of the NSFCL and R-type SSFCL 
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